首頁(yè)>PLL102-05SCL>規(guī)格書詳情
PLL102-05SCL中文資料PLL數(shù)據(jù)手冊(cè)PDF規(guī)格書
PLL102-05SCL規(guī)格書詳情
DESCRIPTION
The PLL102-05 is a high performance, low skew, low jitter zero delay buffer designed to distribute high speed clocks and is available in 8-pin SOIC package. It has four outputs that are synchronized with the input. The synchronization is established via CLKOUT feed back to the input of the PLL. Since the skew between the input and output is less than ±350 ps, the device acts as a zero delay buffer.
FEATURES
? Frequency range 25 ~ 60MHz.
? Internal phase locked loop will allow spread spectrum modulation on reference clock to pass to the outputs (up to 100kHz SST modulation).
? Zero input - output delay.
? Less than 700 ps device - device skew.
? Less than 250 ps skew between outputs.
? Less than 150 ps cycle - cycle jitter.
? Output Enable function tri-state outputs.
? 3.3V operation.
? Available in 8-Pin 150mil SOIC.
產(chǎn)品屬性
- 型號(hào)：
PLL102-05SCL
- 制造商：
PLL
- 制造商全稱：
PLL
- 功能描述：
Low Skew Output Buffer
| 供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫(kù)存 | 備注 | 價(jià)格 |
|---|---|---|---|---|---|---|---|
PHASELIN |
23+ |
NA/ |
30 |
優(yōu)勢(shì)代理渠道,原裝正品,可全系列訂貨開增值稅票 |
詢價(jià) | ||
A/N |
1715+ |
SOP |
251156 |
只做原裝正品現(xiàn)貨假一賠十! |
詢價(jià) | ||
PHASELINK |
23+ |
SSOP |
8890 |
價(jià)格優(yōu)勢(shì)/原裝現(xiàn)貨/客戶至上/歡迎廣大客戶來(lái)電查詢 |
詢價(jià) | ||
23+ |
BGAQFP |
8659 |
原裝公司現(xiàn)貨!原裝正品價(jià)格優(yōu)勢(shì). |
詢價(jià) | |||
PHASELINK |
22+23+ |
SSOP |
36452 |
絕對(duì)原裝正品全新進(jìn)口深圳現(xiàn)貨 |
詢價(jià) | ||
PHASELIN |
0350+ |
SSOP48 |
30 |
普通 |
詢價(jià) | ||
Phaselink |
589220 |
16余年資質(zhì) 絕對(duì)原盒原盤 更多數(shù)量 |
詢價(jià) | ||||
PHASELINK |
22+ |
SSOP |
2987 |
只售原裝自家現(xiàn)貨!誠(chéng)信經(jīng)營(yíng)!歡迎來(lái)電! |
詢價(jià) | ||
只做原裝 |
21+ |
SOP-8 |
36520 |
一級(jí)代理/放心采購(gòu) |
詢價(jià) | ||
Phaseli |
23+ |
SOIC8 |
8560 |
受權(quán)代理!全新原裝現(xiàn)貨特價(jià)熱賣! |
詢價(jià) |
