首頁>SY100S838ZITR>規(guī)格書詳情
SY100S838ZITR中文資料麥瑞半導(dǎo)體數(shù)據(jù)手冊PDF規(guī)格書
SY100S838ZITR規(guī)格書詳情
DESCRIPTION
The SY100S838/L is a low skew (÷1, ÷2/3) or (÷2, ÷4/ 6) clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. The devices can be driven by either a differential or single-ended ECL or, if positive power supplies are used, PECL input signal. In addition, by using the VBB output, a sinusoidal source can be ACcoupled into the device.
FEATURES
■ 3.3V and 5V power supply options
■ 50ps output-to-output skew
■ Synchronous enable/disable
■ Master Reset for synchronization
■ Internal 75K? input pull-down resistors
■ Available in 20-pin SOIC package
| 供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價(jià)格 |
|---|---|---|---|---|---|---|---|
SYNERGY |
23+ |
SOIC20 |
4500 |
全新原裝、誠信經(jīng)營、公司現(xiàn)貨銷售! |
詢價(jià) | ||
Synergy Global Technology Inc |
21+ |
SOP |
4550 |
全新原裝現(xiàn)貨 |
詢價(jià) | ||
MICREL/麥瑞 |
23+ |
589610 |
新到現(xiàn)貨 原廠一手貨源 價(jià)格秒殺代理! |
詢價(jià) | |||
Microchip |
22+ |
20SOIC |
9000 |
原廠渠道,現(xiàn)貨配單 |
詢價(jià) | ||
SYNERGY |
2023+ |
SOP |
3685 |
全新原廠原裝產(chǎn)品、公司現(xiàn)貨銷售 |
詢價(jià) | ||
SYNERGY |
2402+ |
SOP20 |
8324 |
原裝正品!實(shí)單價(jià)優(yōu)! |
詢價(jià) | ||
SYNERGY |
24+ |
SOP |
100000 |
原裝正品現(xiàn)貨 |
詢價(jià) | ||
SYNERGY |
24+ |
SOP-20 |
6868 |
原裝現(xiàn)貨,可開13%稅票 |
詢價(jià) | ||
MIC |
24+ |
SOP |
12320 |
原裝正品 力挺實(shí)單 |
詢價(jià) | ||
SYNERGY |
23+ |
SOP20 |
11200 |
原廠授權(quán)一級代理、全球訂貨優(yōu)勢渠道、可提供一站式BO |
詢價(jià) |
