MPC952中文資料摩托羅拉數(shù)據(jù)手冊(cè)PDF規(guī)格書(shū)

Low Voltage PLL Clock Driver

The MPC952 is a 3.3V compatible, PLL based clock driver device targeted for high performance clock tree applications. The device features a fully integrated PLL with no external components required. With output frequencies of up to 180MHz and eleven low skew outputs the MPC952 is well suited for high performance designs. The device employs a fully differential PLL design to optimize jitter and noise rejection performance. Jitter is an increasingly important parameter as more microprocessors and ASiC’s are employing on chip PLL clock distribution.

? Fully Integrated PLL

? Output Frequency up to 180MHz

? High Impedance Disabled Outputs

? Compatible with PowerPC?, Intel and High Performance RISC Microprocessors

? Output Frequency Configurable

? TQFP Packaging

? ±100ps Cycle–to–Cycle Jitter