M67206H中文資料愛特梅爾數(shù)據(jù)手冊PDF規(guī)格書

Description

The M67206H implements a first-in first-out algorithm, featuring asynchronous read/write operations. The FULL and EMPTY flags prevent data overflow and underflow. The Expansion logic allows unlimited expansion in word size and depth with no timing penalties. Twin address pointers automatically generate internal read and write addresses, and no external address information is required. Address pointers are automatically incremented with the write pin and read pin. The 9 bits wide data are used in data communications applications where a parity bit for error checking is necessary. The Retransmit pin resets the Read pointer to zero without affecting the write pointer. This is very useful for retransmitting data when an error is detected in the system.

Features

? First-in First-out Dual Port Memory

? 16384 bits x 9 Organization

? Fast Flag and Access Times: 15, 30 ns

? Wide Temperature Range: - 55°C to + 125°C

? Fully Expandable by Word Width or Depth

? Asynchronous Read/Write Operations

? Empty, Full and Half Flags in Single Device Mode

? Retransmit Capability

? Bi-directional Applications

? Battery Back-up Operation: 2V Data Retention

? TTL Compatible

? Single 5V ± 10 Power Supply

? No Single Event Latch-up below a LET Threshold of 80 MeV/mg/cm2

? Tested up to a Total Dose of 30 krads (Si) according to MIL STD 883 Method 1019

? Quality grades: QML Q and V with SMD 5962-93177 and ESCC with specification

9301/048