首頁>IDT72271LA10TFI>規(guī)格書詳情

IDT72271LA10TFI中文資料IDT數(shù)據(jù)手冊PDF規(guī)格書

IDT72271LA10TFI
廠商型號

IDT72271LA10TFI

功能描述

CMOS SuperSync FIFO

文件大小

304.5 Kbytes

頁面數(shù)量

27

生產(chǎn)廠商 Integrated Device Technology, Inc.
企業(yè)簡稱

IDT

中文名稱

Integrated Device Technology, Inc.官網(wǎng)

原廠標(biāo)識(shí)
數(shù)據(jù)手冊

下載地址一下載地址二到原廠下載

更新時(shí)間

2024-11-5 19:10:00

IDT72271LA10TFI規(guī)格書詳情

DESCRIPTION:

The IDT72261LA/72271LA are exceptionally deep, high speed, CMOS First-In-First-Out (FIFO) memories with clocked read and write controls. These FIFOs offer numerous improvements over previous SuperSync FIFOs, including the following:

? The limitation of the frequency of one clock input with respect to the other has been removed. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency.

? The period required by the retransmit operation is now fixed and short.

? The first word data latency period, from the time the first word is written to an empty FIFO to the time it can be read, is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperSync family.)

FEATURES:

? Choose among the following memory organizations:

IDT72261LA 16,384 x 9

IDT72271LA 32,768 x 9

? Pin-compatible with the IDT72281/72291 SuperSync FIFOs

? 10ns read/write cycle time (8ns access time)

? Fixed, low first word data latency time

? Auto power down minimizes standby power consumption

? Master Reset clears entire FIFO

? Partial Reset clears data, but retains programmable settings

? Retransmit operation with fixed, low first word data latency time

? Empty, Full and Half-Full flags signal FIFO status

? Programmable Almost-Empty and Almost-Full flags, each flag can default to one of two preselected offsets

? Program partial flags by either serial or parallel means

? Select IDT Standard timing (using EF and FF flags) or First Word Fall Through timing (using OR and IR flags)

? Output enable puts data outputs into high impedance state

? Easily expandable in depth and width

? Independent Read and Write clocks (permit reading and writing simultaneously)

? Available in the 64-pin Thin Quad Flat Pack (TQFP) and the 64-pin Slim Thin Quad Flat Pack (STQFP)

? High-performance submicron CMOS technology

? Industrial temperature range (–40°C to +85°C) is available

供應(yīng)商 型號 品牌 批號 封裝 庫存 備注 價(jià)格
IDT
24+
NA
990000
明嘉萊只做原裝正品現(xiàn)貨
詢價(jià)
IDT
2016+
QFP64
6528
只做進(jìn)口原裝現(xiàn)貨!或者訂貨,假一賠十!
詢價(jià)
IDT
24+
QFP
6980
原裝現(xiàn)貨,可開13%稅票
詢價(jià)
IDT
20+
QFP64
500
樣品可出,優(yōu)勢庫存歡迎實(shí)單
詢價(jià)
IDT
NA
8560
一級代理 原裝正品假一罰十價(jià)格優(yōu)勢長期供貨
詢價(jià)
IDT
16+
TQFP
1232
進(jìn)口原裝現(xiàn)貨/價(jià)格優(yōu)勢!
詢價(jià)
IDT
23+
64TQFP(14X14
9526
詢價(jià)
IDT
22+
QFP64
2560
絕對原裝!現(xiàn)貨熱賣!
詢價(jià)
IDT
23+
BGA
8659
原裝公司現(xiàn)貨!原裝正品價(jià)格優(yōu)勢.
詢價(jià)
IDT
21+
QFP
10000
原裝現(xiàn)貨假一罰十
詢價(jià)