首頁>IC61SF25632D-9.5TQ>規(guī)格書詳情
IC61SF25632D-9.5TQ中文資料ICSI數(shù)據(jù)手冊PDF規(guī)格書
相關(guān)芯片規(guī)格書
更多- IC61SF25632D-9.5BI
- IC61SF25632D-9.5B
- IC61SF25632D-8.5TQI
- IC61SF25632D-8.5TQ
- IC61SF25632D-8.5BI
- IC61SF25632D-8.5B
- IC61SF25632D-7.5TQI
- IC61SF25632D-7.5TQ
- IC61SF25632D-7.5BI
- IC61SF25632D-7.5B
- IC61SF25632D-6.5TQI
- IC61SF25632D-6.5TQ
- IC61SF25632D-6.5BI
- IC61SF25632D-6.5B
- IC61SF25632D
- IC61SF12836-8TQI
- IC61SF12836-8TQ
- IC61SF12836-8B
IC61SF25632D-9.5TQ規(guī)格書詳情
DESCRIPTION
ICSIs 8Mb SyncBurst Flowthrough SRAMs integrate a 512k x 18, 256k x 32, or 256k x 36 SRAM core with advanced synchronous peripheral circuitry and a 2-bit burst counter.
FEATURES
? Flowthrough Mode operation.
? User-selectable Output Drive Strength with XQ Mode.
? Internal self-timed write cycle
? Individual Byte Write Control and Global Write
? Clock controlled, registered address, data and control
? Pentium? or linear burst sequence control using MODE input
? Common data inputs and data outputs
? JEDEC 100-Pin TQFP and 119-pin PBGA package
? Single +3.3V, +10, –5 core power supply
? Power-down snooze mode
? 2.5V or 3.3V I/O Supply
? Snooze MODE for reduced-power standby
? T version (three chip selects)
? D version (two chip selects)