首頁>GS88118BGT-150>規(guī)格書詳情
GS88118BGT-150中文資料GSI數(shù)據(jù)手冊PDF規(guī)格書
GS88118BGT-150規(guī)格書詳情
Functional Description
Applications
The GS88118B(T/D)/GS88132B(T/D)/GS88136B(T/D) is a 9,437,184-bit high performance synchronous SRAM with a 2-bit burst address counter. Although of a type originally developed for Level 2 Cache applications supporting high performance CPUs, the device now finds application in synchronous SRAM applications, ranging from DSP main store to networking chip set support.
Features
? IEEE 1149.1 JTAG-compatible Boundary Scan
? 2.5 V or 3.3 V +10/–10 core power supply
? 2.5 V or 3.3 V I/O supply
? LBO pin for Linear or Interleaved Burst mode
? Internal input resistors on mode pins allow floating mode pins
? Byte Write (BW) and/or Global Write (GW) operation
? Internal self-timed write cycle
? Automatic power-down for portable applications
? JEDEC-standard 100-lead TQFP and 165-bump BGA packages
? RoHS-compliant 100-lead TQFP and 165-bump BGA packages available
產(chǎn)品屬性
- 型號(hào)：
GS88118BGT-150
- 制造商：
GSI
- 制造商全稱：
GSI Technology
- 功能描述：
512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
