首頁>DSP56300FM>規(guī)格書詳情

DSP56300FM中文資料摩托羅拉數(shù)據(jù)手冊PDF規(guī)格書

DSP56300FM
廠商型號

DSP56300FM

功能描述

high density CMOS device with 3.3 V inputs and outputs

文件大小

1.71302 Mbytes

頁面數(shù)量

128

生產(chǎn)廠商 Motorola, Inc
企業(yè)簡稱

Motorola摩托羅拉

中文名稱

加爾文制造公司官網(wǎng)

原廠標(biāo)識
數(shù)據(jù)手冊

下載地址一下載地址二到原廠下載

更新時間

2024-12-25 17:09:00

DSP56300FM規(guī)格書詳情

Overview

The DSP56374 is a high density CMOS device with 3.3 V inputs and outputs.

The DSP56374 supports digital audio applications requiring sound field processing, acoustic equalization, and other digital audio algorithms. The DSP56374 uses the high performance, single-clock-per-cycle DSP56300 core family of programmable CMOS digital signal processors (DSPs) combined with the audio signal processing capability of the Freescale Semiconductor, Inc. (formerly Motorola) Symphony? DSP family, as shown in Figure 1.

Features

1.1 DSP56300 Modular Chassis

? 150 Million Instructions Per Second (MIPS) with a 150 MHz clock at an internal logic supply (QVDDL) of 1.25 V.

? Object Code Compatible with the 56K core.

? Data ALU with a 24 x 24 bit multiplier-accumulator and a 56-bit barrel shifter;16 bit arithmatic support.

? Program Control with position independent code support.

? Six-channel DMA controller.

? Provides a wide range of frequency multiplications (1 to 255), predivider factors (1 to 31), PLL feedback multiplier (2 or 4), Output divide factor (1, 2 or 4) and a power-saving clock divider (2i: i = 0 to 7) to reduce clock noise

? Internal address tracing support and OnCE for Hardware/Software debugging.

? JTAG port, supporting boundary scan, compliant to IEEE 1149.1.

? Very low-power CMOS design, fully static design with operating frequencies down to DC.

? STOP and WAIT low-power standby modes.

1.2 On-chip Memory Configuration

? 6Kx24 Bit Y-Data RAM and 4Kx24 Bit Y-Data ROM.

? 6Kx24 Bit X-Data RAM and 4Kx24 Bit X-Data ROM.

? 20Kx24 Bit Program and Bootstrap ROM including a PROM patching mechanism.

? 6Kx24 Bit Program RAM.

? Various memory switches are available. See memory table below.

1.3 Peripheral modules

? Enhanced Serial Audio Interface (ESAI): up to 4 receiver pins and up to 6 transmitter pins, master or slave. I2S, Sony, AC97, network and other programmable protocols.

? Enhanced Serial Audio Interface I (ESAI_1): up to 4 receiver pins and up to 6 transmitter pins, master or slave. I2S, Sony, AC97, network and other programmable protocols. Note: Available in the 80 pin package only

? Serial Host Interface (SHI): SPI and I2C protocols, 10-word receive FIFO, support for 8, 16 and 24-bit words. Three noise reduction filter modes.

? Triple Timer module (TEC).

? Most pins of unused peripherals may be programmed as GPIO pins. Up to 47 pins can be configured as GPIO on the 80 pin package and 20 pins on the 52 pin package.

? Hardware Watchdog Timer

產(chǎn)品屬性

  • 型號:

    DSP56300FM

  • 制造商:

    FREESCALE

  • 制造商全稱:

    Freescale Semiconductor, Inc

  • 功能描述:

    24-Bit Digital Signal Processor

供應(yīng)商 型號 品牌 批號 封裝 庫存 備注 價(jià)格
FRS
23+
65480
詢價(jià)
NXP
21+
208LQFP
13880
公司只售原裝,支持實(shí)單
詢價(jià)
NXPUSAInc.
23+
208-TQFP(28x28)
66800
原廠授權(quán)一級代理,專注汽車、醫(yī)療、工業(yè)、新能源!
詢價(jià)
FREESCAL
23+
BGAQFP
8659
原裝公司現(xiàn)貨!原裝正品價(jià)格優(yōu)勢.
詢價(jià)
FREESCAL
21+
QFP208
4105
原裝現(xiàn)貨假一賠十
詢價(jià)
Freescale Semiconductor - NXP
23+
208-LQFP
11200
主營:汽車電子,停產(chǎn)物料,軍工IC
詢價(jià)
FREESCALE
23+
NA
19960
只做進(jìn)口原裝,終端工廠免費(fèi)送樣
詢價(jià)
FREESCAL
23+
QFP208
12800
##公司主營品牌長期供應(yīng)100%原裝現(xiàn)貨可含稅提供技術(shù)
詢價(jià)
FRS
24+
2
詢價(jià)
FREESCALE
LQFP208
2809
正品原裝--自家現(xiàn)貨-實(shí)單可談
詢價(jià)