首頁(yè)>DDU8F-5012>規(guī)格書(shū)詳情

DDU8F-5012中文資料DATADELAY數(shù)據(jù)手冊(cè)PDF規(guī)格書(shū)

DDU8F-5012
廠商型號(hào)

DDU8F-5012

功能描述

5-TAP, TTL-INTERFACED FIXED DELAY LINE

文件大小

54.49 Kbytes

頁(yè)面數(shù)量

4 頁(yè)

生產(chǎn)廠商 Data Delay Devices, Inc.
企業(yè)簡(jiǎn)稱

DATADELAY

中文名稱

Data Delay Devices, Inc.官網(wǎng)

原廠標(biāo)識(shí)
數(shù)據(jù)手冊(cè)

下載地址一下載地址二

更新時(shí)間

2025-1-30 11:20:00

DDU8F-5012規(guī)格書(shū)詳情

FUNCTIONAL DESCRIPTION

The DDU8F-series device is a 5-tap digitally buffered delay line. The signal input (IN) is reproduced at the outputs (T1-T5), shifted in time by an amount determined by the device dash number (See Table). For dash numbers less than 5025, the total delay of the line is measured from T1 to T5. The nominal tap-to-tap delay increment is given by one-fourth of the total delay, and the inherent delay from IN to T1 is nominally 3.5ns. For dash numbers greater than or equal to 5025, the total delay of the line is measured from IN to T5. The nominal tap-to-tap delay increment is given by one-fifth of this number.

FEATURES

? Five equally spaced outputs

? Fits standard 8-pin DIP socket

? Low profile

? Auto-insertable

? Input & outputs fully TTL interfaced & buffered

? 10 T2L fan-out capability

產(chǎn)品屬性

  • 型號(hào):

    DDU8F-5012

  • 功能描述:

    5-TAP, TTL-INTERFACED FIXED DELAY LINE

供應(yīng)商 型號(hào) 品牌 批號(hào) 封裝 庫(kù)存 備注 價(jià)格
TI
24+
PLCC
35200
一級(jí)代理/放心采購(gòu)
詢價(jià)
BEL
23+
SOP
10000
原廠授權(quán)一級(jí)代理,專業(yè)海外優(yōu)勢(shì)訂貨,價(jià)格優(yōu)勢(shì)、品種
詢價(jià)
N/A
2318+
原裝
4862
只做進(jìn)口原裝!假一賠百!自己庫(kù)存價(jià)優(yōu)!
詢價(jià)
TI
23+
BGA
5700
絕對(duì)全新原裝!現(xiàn)貨!特價(jià)!請(qǐng)放心訂購(gòu)!
詢價(jià)
DDD
24+
45
詢價(jià)
N/A
18+
300
進(jìn)口原裝正品優(yōu)勢(shì)供應(yīng)
詢價(jià)
CINCH
20+
連接器
493
就找我吧!--邀您體驗(yàn)愉快問(wèn)購(gòu)元件!
詢價(jià)
2022+
1
全新原裝 貨期兩周
詢價(jià)
Amphenol/安費(fèi)諾
24+
19508
原廠現(xiàn)貨渠道
詢價(jià)
TI
23+
PLCC
7600
專注配單,只做原裝進(jìn)口現(xiàn)貨
詢價(jià)