首頁>CD4098BMS>規(guī)格書詳情

CD4098BMS中文資料瑞薩數(shù)據(jù)手冊PDF規(guī)格書

CD4098BMS
廠商型號

CD4098BMS

功能描述

CMOS Dual Monostable Multivibrator

文件大小

410.74 Kbytes

頁面數(shù)量

11

生產(chǎn)廠商 Renesas Technology Corp
企業(yè)簡稱

RENESAS瑞薩

中文名稱

瑞薩科技有限公司官網(wǎng)

原廠標識
數(shù)據(jù)手冊

下載地址一下載地址二到原廠下載

更新時間

2025-4-11 10:30:00

人工找貨

CD4098BMS價格和庫存,歡迎聯(lián)系客服免費人工找貨

CD4098BMS規(guī)格書詳情

Features

? High Voltage Type (20V Rating)

? Retriggerable/Resettable Capability

? Trigger and Reset Propagation Delays Independent of

RX, CX

? Triggering from Leading or Trailing Edge

? Q and Q Buffered Outputs Available

? Separate Resets

? Wide Range of Output Pulse Widths

? 100 Tested for Quiescent Current at 20V

? 5V, 10V and 15V Parametric Ratings

? Standardized Symmetrical Output Characteristics

? Maximum Input Current of 1?A at 18V Over Full Package Temperature Range; 100nA at 18V and +25oC

? Noise Margin (Over Full Package/Temperature Range)

- 1V at VDD = 5V

- 2V at VDD = 10V

- 2.5V at VDD = 15V

? Meets All Requirements of JEDEC Tentative Standard

No. 13B, “Standard Specifications for Description of

‘B’ Series CMOS Devices”

Description

CD4098BMS dual monostable multivibrator provides stable

retriggerable/resettable one shot operation for any fixed voltage timing application.

An external resistor (RX) and an external capacitor (CX)

control the timing for the circuit. Adjustment of RX and CX

provides a wide range of output pulse widths from the Q and

Q terminals. The time delay from trigger input to output

transition (trigger propagation delay) and the time delay from

reset input to output transition (reset propagation delay) are

independent of RX and CX.

Leading edge triggering (+TR) and trailing edge triggering

(-TR) inputs are provided for triggering from either edge of

an input pulse. An unused +TR input should be tied to VSS.

An unused -TR input should be tied to VDD. A RESET (on

low level) is provided for immediate termination of the output

pulse or to prevent output pulses when power is turned on.

An unused RESET input should be tied to VDD. However, if

an entire section of the CD4098BMS is not used, its RESET

should be tied to VSS. See Table 9.

In normal operation the circuit triggers (extends the output

pulse one period) on the application of each new trigger

pulse. For operation in the non-retriggerable mode, Q is

connected to -TR when leading edge triggering (+TR) is

used or Q is connected to +TR when trailing edge triggering

(-TR) is used.

The time period (T) for this multivibrator can be

approximated by: TX = 1/2RXCX for CX 3 0.01?F. Time

periods as a function of RX for values of CX and VDD are

given in Figure 8. Values of T vary from unit to unit and as a

function of voltage, temperature, and RXCX.

The minimum value of external resistance, RX, is 5k?. The

maximum value of external capacitance, CX, is 100?F.

Figure 9 shows time periods as a function of CX for values of

RX and VDD.

The output pulse width has variations of ?2.5 typically,

over the temperature range of -55oC to +125oC for CX =

1000pF and RX = 100k?.

For power supply variations of ?5, the output pulse width

has variations of ?0.5 typically, for VDD = 10V and 15V

and ?1 typically, for VDD = 5V at CX = 1000pF and

RX = 5k?.

The CD4098BMS is supplied in these 16-lead outline packages:

Braze Seal DIP H4T

Frit Seal DIP H1F

Ceramic Flatpack H6W

供應(yīng)商 型號 品牌 批號 封裝 庫存 備注 價格
TI
22+
16SOIC
9000
原廠渠道,現(xiàn)貨配單
詢價
TI
21+
16SOIC
13880
公司只售原裝,支持實單
詢價
TI
23+
16-SOIC
3115
正品原裝貨價格低
詢價
TI(德州儀器)
24+
TSSOP16
1539
原裝現(xiàn)貨,免費供樣,技術(shù)支持,原廠對接
詢價
TI
24+
TSSOP
5000
只做原裝公司現(xiàn)貨
詢價
TI
2025+
SOIC-16
16000
原裝優(yōu)勢絕對有貨
詢價
22+
NA
1739
加我QQ或微信咨詢更多詳細信息,
詢價
TI
16+
原廠封裝
10000
全新原裝正品,代理優(yōu)勢渠道供應(yīng),歡迎來電咨詢
詢價
Texas Instruments
23+
16-SOIC
3800
只做原裝,假一賠十
詢價
24+
N/A
73000
一級代理-主營優(yōu)勢-實惠價格-不悔選擇
詢價