GENERAL DESCRIPTION

The ADP7105 is a CMOS, low dropout (LDO) linear regulator that operates from 3.3 V to 20 V and provides up to 500 mA of output current. This high input voltage LDO is ideal for regulation of high performance analog and mixed-signal circuits operating from 1.22 V to 19 V rails. Using an advanced proprietary architecture, the ADP7105 provides high power supply rejection and low noise, and achieves excellent line and load transient response with only a small 1 μF ceramic output capacitor.

FEATURES

Input voltage range: 3.3 V to 20 V

Maximum output current: 500 mA

Low noise: 15 μV rms for fixed output versions

PSRR performance of 60 dB at 10 kHz, VOUT = 3.3 V

Reverse current protection

Low dropout voltage: 350 mV at 500 mA

Initial accuracy: ±0.8

Accuracy over line, load, and temperature

?2 to +1, TJ = ?40°C to +125°C

?1.25 to +1, TJ = 0°C to +85°C

Low quiescent current: 900 μA at VIN = 10 V, IOUT = 500 mA

Low shutdown current: <50 μA at VIN = 12 V, stable with

small 1 μF ceramic output capacitor

3 fixed output voltage options: 1.8, 3.3 V and 5 V

Adjustable output from 1.22 V to 19 V

Programmable soft start for inrush current control

Foldback current-limit and thermal overload protection

User programmable precision UVLO/enable

Power-good indicator

8-lead LFCSP and 8-lead SOIC packages

APPLICATIONS

Regulation of noise sensitive applications: ADC and DAC

circuits, precision amplifiers, high frequency oscillators,

clocks, and PLLs

Communications and infrastructure

Medical and healthcare

Industrial and instrumentation

ADP7105屬于集成電路（IC） > 線性 + 開關(guān)穩(wěn)壓器。亞德諾半導(dǎo)體技術(shù)有限公司制造生產(chǎn)的ADP7105穩(wěn)壓器 - 線性線性穩(wěn)壓器用于提供穩(wěn)定的輸出電壓，無論負(fù)載電流、輸入電壓或環(huán)境因素如何變化，這些輸出電壓通常都要保持不變。它們的工作原理要求輸入電壓維持在高于所需的輸出電壓，而且要超出某個最小量，并且在工作時會將輸入端的任何多余電壓轉(zhuǎn)換為熱量。對于大多數(shù)應(yīng)用而言，雖然這種穩(wěn)壓器的效率低于開關(guān)模式的穩(wěn)壓器，但它們通常更適合對噪聲高度敏感的應(yīng)用。