首頁>AD9548BCPZ>規(guī)格書詳情
AD9548BCPZ集成電路(IC)應用特定時鐘/定時規(guī)格書PDF中文資料
廠商型號 |
AD9548BCPZ |
參數(shù)屬性 | AD9548BCPZ 封裝/外殼為88-VFQFN 裸露焊盤,CSP;包裝為管件;類別為集成電路(IC) > 應用特定時鐘/定時;產(chǎn)品描述:IC CLOCK GEN/SYNCHRONIZR 88LFCSP |
功能描述 | Quad/Octal Input Network Clock Generator/Synchronizer |
文件大小 |
1.87658 Mbytes |
頁面數(shù)量 |
112 頁 |
生產(chǎn)廠商 | Analog Devices |
企業(yè)簡稱 |
AD【亞德諾】 |
中文名稱 | 亞德諾半導體技術有限公司官網(wǎng) |
原廠標識 | |
數(shù)據(jù)手冊 | |
更新時間 | 2024-10-24 20:37:00 |
AD9548BCPZ規(guī)格書詳情
GENERAL DESCRIPTION
The AD9548 provides synchronization for many systems, including synchronous optical networks (SONET/SDH). The AD9548 generates an output clock synchronized to one of up to four differential or eight single-ended external input references. The digital PLL allows for reduction of input time jitter or phase noise associated with the external references. The AD9548 continuously generates a clean (low jitter), valid output clock even when all references have failed by means of a digitally controlled loop and holdover circuitry.
The AD9548 operates over an industrial temperature range of ?40°C to +85°C.
FEATURES
Supports Stratum 2 stability in holdover mode
Supports reference switchover with phase build-out
Supports hitless reference switchover
Auto/manual holdover and reference switchover
4 pairs of reference input pins with each pair configurable as
a single differential input or as 2 independent single-ended inputs
Input reference frequencies from 1 Hz to 750 MHz
Reference validation and frequency monitoring (1 ppm)
Programmable input reference switchover priority
30-bit programmable input reference divider
4 pairs of clock output pins with each pair configurable as a
single differential LVDS/LVPECL output or as 2 single-ended CMOS outputs
Output frequencies up to 450 MHz
30-bit integer and 10-bit fractional programmable feedback
divider
Programmable digital loop filter covering loop bandwidths
from 0.001 Hz to 100 kHz
Optional low noise LC-VCO system clock multiplier
Optional crystal resonator for system clock input
On-chip EEPROM to store multiple power-up profiles
Software controlled power-down
88-lead LFCSP package
APPLICATIONS
Network synchronization
Cleanup of reference clock jitter
GPS 1 pulse per second synchronization
SONET/SDH clocks up to OC-192, including FEC
Stratum 2 holdover, jitter cleanup, and phase transient
control
Stratum 3E and Stratum 3 reference clocks
Wireless base station controllers
Cable infrastructure
Data communications
AD9548BCPZ屬于集成電路(IC) > 應用特定時鐘/定時。亞德諾半導體技術有限公司制造生產(chǎn)的AD9548BCPZ應用特定時鐘/定時專用時鐘和計時 IC(集成電路)產(chǎn)品族中的產(chǎn)品主要用于執(zhí)行與時間或頻率信息生成和分配相關的各種操作,適合的設計環(huán)境較特定,例如 AMD 和 Intel 的中央處理單元 (CPU) 或圖形處理單元 (GPU)、DVD 音頻設備、藍光光盤播放器、以太網(wǎng)設備、PCIe、SATA、光纖通道接口、車載娛樂總線等。
產(chǎn)品屬性
更多- 產(chǎn)品編號:
AD9548BCPZ
- 制造商:
Analog Devices Inc.
- 類別:
集成電路(IC) > 應用特定時鐘/定時
- 包裝:
管件
- PLL:
是
- 主要用途:
以太網(wǎng),SONET/SDH,Stratum
- 輸入:
CMOS,LVDS,LVPECL
- 輸出:
CMOS,LVDS,LVPECL
- 比率 - 輸入:
1:1
- 差分 - 輸入:
是/是
- 頻率 - 最大值:
725MHz
- 電壓 - 供電:
1.71V ~ 3.465V
- 工作溫度:
-40°C ~ 85°C
- 安裝類型:
表面貼裝型
- 封裝/外殼:
88-VFQFN 裸露焊盤,CSP
- 供應商器件封裝:
88-LFCSP(12x12)
- 描述:
IC CLOCK GEN/SYNCHRONIZR 88LFCSP
供應商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
---|---|---|---|---|---|---|---|
ADI |
24+ |
標準 |
42704 |
熱賣原裝進口 |
詢價 | ||
ADI/亞德諾 |
22+ |
LFCSP |
100000 |
代理渠道/只做原裝/可含稅 |
詢價 | ||
ADI |
19+20+ |
LFCSP88 |
20 |
一級代理,專注軍工、汽車、醫(yī)療、工業(yè)、新能源、電力 |
詢價 | ||
ADI(亞德諾)/LINEAR(凌特) |
23+ |
LFCSP88 |
6000 |
誠信服務,絕對原裝原盤 |
詢價 | ||
ADI/亞德諾 |
21+ |
QFN88 |
1709 |
詢價 | |||
ADI(亞德諾) |
2023+ |
LFCSP-88 |
4550 |
全新原裝正品 |
詢價 | ||
ADI |
20+ |
LFCSP8 |
11520 |
特價全新原裝公司現(xiàn)貨 |
詢價 | ||
ADI(亞德諾) |
23+ |
LFCSP-88 |
13620 |
公司只做原裝正品,假一賠十 |
詢價 | ||
ADI |
24+ |
LFCSP88 |
39500 |
進口原裝現(xiàn)貨 支持實單價優(yōu) |
詢價 | ||
ADI |
22+ |
LFCSP-88 |
2000 |
原裝現(xiàn)貨 價格 數(shù)量 來電確認 |
詢價 |