Description

ICS9FG1200D-1 follows the Intel DB1200GS Differential Buffer

Specification. This buffer provides 12 output clocks for CPU Host

Bus, PCIe Gen2, or Fully Buffered DIMM applications. The outputs

are configured with two groups. Both groups (DIF 9:0) and (DIF

11:10) can be equal to or have a gear ratio to the input clock. A

differential CPU clock from a CK410B+ main clock generator,

such as the ICS932S421, drives the . The

can provide outputs up to 400MHz.

Key Specifications

? DIF output cycle-to-cycle jitter < 50ps

? DIF output-to-output skew < 100ps across all outputs in 1:1 mode

? 56-pin SSOP/TSSOP package

? RoHS compliant packaging

Features/Benefits

? Drives 2 channels of 4 FBDIMMs (total of 8 FBDIMMs)

? Power up default is all outputs in 1:1 mode

? DIF_(9:0) can be “gear-shifted” from the input CPU Host

Clock

? DIF_(11:10) can be “gear-shifted” from the input CPU

Host Clock

? Spread spectrum compatible

? Supports output clock frequencies up to 400 MHz

? 8 Selectable SMBus addresses

? SMBus address determines PLL or Bypass mode

9FG1200DF-1LFT屬于集成電路（IC） > 應用特定時鐘/定時。瑞薩科技有限公司制造生產(chǎn)的9FG1200DF-1LFT應用特定時鐘/定時專用時鐘和計時 IC（集成電路）產(chǎn)品族中的產(chǎn)品主要用于執(zhí)行與時間或頻率信息生成和分配相關的各種操作，適合的設計環(huán)境較特定，例如 AMD 和 Intel 的中央處理單元 (CPU) 或圖形處理單元 (GPU)、DVD 音頻設備、藍光光盤播放器、以太網(wǎng)設備、PCIe、SATA、光纖通道接口、車載娛樂總線等。