首頁>74HC175>規(guī)格書詳情

74HC175集成電路（IC）的觸發(fā)器規(guī)格書PDF中文資料

廠商型號	74HC175
參數(shù)屬性	74HC175 封裝/外殼為16-SOIC（0.154"，3.90mm 寬）；包裝為卷帶（TR）剪切帶（CT）Digi-Reel? 得捷定制卷帶；類別為集成電路（IC）的觸發(fā)器；產(chǎn)品描述：IC FF D-TYPE SNGL 4BIT 16SO
功能描述	Quad D-type flip-flop with reset; positive-edge trigger
封裝外殼	16-SOIC（0.154"，3.90mm 寬）
文件大小	262.31 Kbytes
頁面數(shù)量	16 頁
生產(chǎn)廠商	Nexperia B.V. All rights reserved
企業(yè)簡稱	NEXPERIA【安世】
中文名稱	安世半導體(中國)有限公司官網(wǎng)
原廠標識
數(shù)據(jù)手冊	下載地址一下載地址二到原廠下載
更新時間	2025-4-29 22:59:00
人工找貨	74HC175價格和庫存，歡迎聯(lián)系客服免費人工找貨

1. General description

The 74HC175; 74HCT175 is a quad positive-edge triggered D-type flip-flop with individual data

inputs (Dn) and complementary outputs (Qn and Qn). The common clock (CP) and master reset

(MR) inputs load and reset all flip-flops simultaneously. The D-input that meets the set-up and hold

time requirements on the LOW-to-HIGH clock transition will be stored in the flip-flop and appear

at the Q output. A LOW on MR causes the flip-flops and outputs to be reset LOW. Inputs include

clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in

excess of VCC.

2. Features and benefits

? Input levels:

? For 74HC175: CMOS level

? For 74HCT175: TTL level

? Four edge-triggered D-type flip-flops

? Asynchronous master reset

? Complies with JEDEC standard no. 7A

? ESD protection:

? HBM JESD22-A114F exceeds 2000 V

? MM JESD22-A115-A exceeds 200 V

? Specified from -40 °C to +85 °C and -40 °C to +125 °C.