首頁>74HC163>規(guī)格書詳情

74HC163集成電路(IC)的計(jì)數(shù)器除法器規(guī)格書PDF中文資料

74HC163
廠商型號

74HC163

參數(shù)屬性

74HC163 封裝/外殼為16-SOIC(0.154",3.90mm 寬);包裝為管件;類別為集成電路(IC)的計(jì)數(shù)器除法器;產(chǎn)品描述:IC SYNC 4BIT BINAR COUNT 16SOIC

功能描述

Presettable synchronous 4-bit binary counter; synchronous reset

封裝外殼

16-SOIC(0.154",3.90mm 寬)

文件大小

309.8 Kbytes

頁面數(shù)量

20

生產(chǎn)廠商 Nexperia B.V. All rights reserved
企業(yè)簡稱

NEXPERIA安世

中文名稱

安世半導(dǎo)體(中國)有限公司官網(wǎng)

原廠標(biāo)識
數(shù)據(jù)手冊

下載地址一下載地址二到原廠下載

更新時(shí)間

2025-4-7 22:58:00

人工找貨

74HC163價(jià)格和庫存,歡迎聯(lián)系客服免費(fèi)人工找貨

74HC163規(guī)格書詳情

1. General description

The 74HC163; 74HCT163 is a synchronous presettable binary counter with an internal look-head

carry. Synchronous operation is provided by having all flip-flops clocked simultaneously on the

positive-going edge of the clock (CP). The outputs (Q0 to Q3) of the counters may be preset to

a HIGH or LOW. A LOW at the parallel enable input (PE) disables the counting action. It causes

the data at the data inputs (D0 to D3) to be loaded into the counter on the positive-going edge of

the clock. Preset takes place regardless of the levels at count enable inputs (CEP and CET). A

LOW at the master reset input (MR) sets Q0 to Q3 LOW after the next positive-going transition

on the clock input (CP). This action occurs regardless of the levels at input pins PE, CET and

CEP. This synchronous reset feature enables the designer to modify the maximum count with

only one external NAND gate. The look-ahead carry simplifies serial cascading of the counters.

Both CEP and CET must be HIGH to count. The CET input is fed forward to enable the terminal

count output (TC). The TC output thus enabled will produce a HIGH output pulse of a duration

approximately equal to a HIGH output of Q0. This pulse can be used to enable the next cascaded

stage. Inputs include clamp diodes. This enables the use of current limiting resistors to interface

inputs to voltages in excess of VCC.

The CP to TC propagation delay and CEP to CP set-up time determine the maximum clock

frequency for the cascaded counters according to the following formula:

2. Features and benefits

? Complies with JEDEC standard no. 7A

? Input levels:

? For 74HC163: CMOS level

? For 74HCT163: TTL level

? Synchronous counting and loading

? 2 count enable inputs for n-bit cascading

? Synchronous reset

? Positive-edge triggered clock

? ESD protection:

? HBM JESD22-A114F exceeds 2 000 V

? MM JESD22-A115-A exceeds 200 V

? Multiple package options

? Specified from -40 °C to +85 °C and -40 °C to +125 °C

產(chǎn)品屬性

  • 產(chǎn)品編號:

    74HC163D,653

  • 制造商:

    Nexperia USA Inc.

  • 類別:

    集成電路(IC) > 計(jì)數(shù)器,除法器

  • 系列:

    74HC

  • 包裝:

    管件

  • 邏輯類型:

    二進(jìn)制計(jì)數(shù)器

  • 方向:

  • 復(fù)位:

    同步

  • 定時(shí):

    同步

  • 觸發(fā)器類型:

    正邊沿

  • 工作溫度:

    -40°C ~ 125°C

  • 安裝類型:

    表面貼裝型

  • 封裝/外殼:

    16-SOIC(0.154",3.90mm 寬)

  • 供應(yīng)商器件封裝:

    16-SO

  • 描述:

    IC SYNC 4BIT BINAR COUNT 16SOIC

供應(yīng)商 型號 品牌 批號 封裝 庫存 備注 價(jià)格
NXP
2016+
SOP
9000
只做原裝,假一罰十,公司可開17%增值稅發(fā)票!
詢價(jià)
INTEL
2020+
NULL
80000
只做自己庫存,全新原裝進(jìn)口正品假一賠百,可開13%增
詢價(jià)
HIT
24+
SOP
17500
公司常備大量原裝正品現(xiàn)貨!量大價(jià)優(yōu)!
詢價(jià)
XINBOLE/芯伯樂
24+
NA/
16602
原裝現(xiàn)貨,當(dāng)天可交貨,原型號開票
詢價(jià)
PHI
三年內(nèi)
1983
只做原裝正品
詢價(jià)
ST
18+
SOP16
12500
全新原裝正品,本司專業(yè)配單,大單小單都配
詢價(jià)
PHILIPSSEMI
23+
DIP
9856
原裝正品,假一罰百!
詢價(jià)
NXP(恩智浦)
23+
NA
20094
正納10年以上分銷經(jīng)驗(yàn)原裝進(jìn)口正品做服務(wù)做口碑有支持
詢價(jià)
TI/TEXAS
23+
DIP
8931
詢價(jià)
TI
22+
SOP3.9MM
154
全新原裝現(xiàn)貨
詢價(jià)