首頁>74ALVCH16646DGG>規(guī)格書詳情
74ALVCH16646DGG集成電路(IC)的緩沖器驅(qū)動器接收器收發(fā)器規(guī)格書PDF中文資料
廠商型號 |
74ALVCH16646DGG |
參數(shù)屬性 | 74ALVCH16646DGG 封裝/外殼為56-TFSOP(0.240",6.10mm 寬);包裝為卷帶(TR);類別為集成電路(IC)的緩沖器驅(qū)動器接收器收發(fā)器;產(chǎn)品描述:IC TXRX NON-INVERT 3.6V 56TSSOP |
功能描述 | 16-bit bus transceiver/register; 3-state |
封裝外殼 | 56-TFSOP(0.240",6.10mm 寬) |
文件大小 |
250.76 Kbytes |
頁面數(shù)量 |
17 頁 |
生產(chǎn)廠商 | Nexperia B.V. All rights reserved |
企業(yè)簡稱 |
NEXPERIA【安世】 |
中文名稱 | 安世半導(dǎo)體(中國)有限公司官網(wǎng) |
原廠標(biāo)識 | |
數(shù)據(jù)手冊 | |
更新時間 | 2025-1-15 23:20:00 |
相關(guān)芯片規(guī)格書
更多74ALVCH16646DGG規(guī)格書詳情
1. General description
The 74ALVCH16646 consists of 16 non-inverting bus transceiver circuits with 3-state outputs,
D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from
the internal registers. Data on the ‘A’ or ‘B’ bus will be clocked in the internal registers, as the
appropriate clock (nCPAB or nCPBA) goes to a HIGH logic level. Output enable (nOE) and
direction (nDIR) inputs are provided to control the transceiver function. In the transceiver mode,
data present at the high-impedance port may be stored in either the ‘A’ or ‘B’ register, or in both.
The select source inputs (nSAB and nSBA) can multiplex stored and real-time (transparent mode)
data. The direction (nDIR) input determines which bus will receive data when nOE is active (LOW).
In the isolation mode (nOE = HIGH), ‘A’ data may be stored in the ‘B’ register and/or ‘B’ data may
be stored in the ‘A’ register.
When an output function is disabled, the input function is still enabled and may be used to store
and transmit data. Only one of the two buses, ‘A’ or ‘B’ may be driven at a time.
To ensure the high impedance state during power up or power down, nOE should be tied to VCC
through a pullup resistor; the minimum value of the resistor is determined by the current-sinking/
current-sourcing capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
2. Features and benefits
? Wide supply voltage range of 2.3 V to 3.6 V
? CMOS low power consumption
? Direct interface with TTL levels
? Current drive ±24 mA at VCC = 3.0 V.
? MULTIBYTE flow-through standard pin-out architecture
? Low inductance multiple VCC and GND pins for minimize noise and ground bounce
? All data inputs have bushold
? Output drive capability 50 Ω transmission lines at 85 °C
? Complies with JEDEC standards:
? JESD8-5 (2.3 V to 2.7 V)
? JESD8B/JESD36 (2.7 V to 3.6 V)
? ESD protection:
? HBM ANSI/ESDA/JEDEC JS-001 exceeds 2000 V
? CDM JESD22-C101E exceeds 1000 V
產(chǎn)品屬性
- 產(chǎn)品編號:
74ALVCH16646DGG
- 制造商:
NXP USA Inc.
- 類別:
集成電路(IC) > 緩沖器,驅(qū)動器,接收器,收發(fā)器
- 系列:
74ALVCH
- 包裝:
卷帶(TR)
- 邏輯類型:
收發(fā)器,非反相
- 每個元件位數(shù):
8
- 輸出類型:
三態(tài)
- 電流 - 輸出高、低:
24mA,24mA
- 電壓 - 供電:
2.3V ~ 2.7V,3V ~ 3.6V
- 工作溫度:
-40°C ~ 85°C(TA)
- 安裝類型:
表面貼裝型
- 封裝/外殼:
56-TFSOP(0.240",6.10mm 寬)
- 供應(yīng)商器件封裝:
56-TSSOP
- 描述:
IC TXRX NON-INVERT 3.6V 56TSSOP
供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
---|---|---|---|---|---|---|---|
NXP/恩智浦 |
7 |
TSSOP |
2585 |
一級代理,專注軍工、汽車、醫(yī)療、工業(yè)、新能源、電力 |
詢價 | ||
NXP |
2020+ |
TSSOP |
8000 |
只做自己庫存,全新原裝進口正品假一賠百,可開13%增 |
詢價 | ||
NXP/恩智浦 |
23+ |
DHVQFN-20 |
30000 |
原裝正品公司現(xiàn)貨,假一賠十! |
詢價 | ||
TI(德州儀器) |
23+ |
TSSOP566.1mm |
6000 |
誠信服務(wù),絕對原裝原盤 |
詢價 | ||
NXP/恩智浦 |
23+ |
NA/ |
2585 |
優(yōu)勢代理渠道,原裝正品,可全系列訂貨開增值稅票 |
詢價 | ||
Nexperia(安世) |
23+ |
TSSOP566.1mm |
7350 |
現(xiàn)貨供應(yīng),當(dāng)天可交貨!免費送樣,原廠技術(shù)支持!!! |
詢價 | ||
PHI |
TSSOP56 |
68500 |
一級代理 原裝正品假一罰十價格優(yōu)勢長期供貨 |
詢價 | |||
PHILIPS |
23+ |
TSSOP |
12300 |
詢價 | |||
NXP |
23+ |
SOP |
3200 |
全新原裝、誠信經(jīng)營、公司現(xiàn)貨銷售 |
詢價 | ||
TI |
2024+ |
TSSOP-56 |
16000 |
原裝優(yōu)勢絕對有貨 |
詢價 |