74ALVCH16501DL集成電路（IC）的通用總線功能規(guī)格書(shū)PDF中文資料

General description

The 74ALVCH16501 is an 18-bit transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable (LEAB and LEBA), and clock (CPAB and CPBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CPAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A-bus data is stored in the latch/flip-flop on the LOW-to HIGH transition of CPAB. When OEAB is HIGH, the outputs are active. When OEAB is LOW, the outputs are in the high-impedance state.

Features and benefits

■ Wide supply voltage range from 1.2 V to 3.6 V

■ Complies with JEDEC standard JESD8-B

■ CMOS low power consumption

■ Direct interface with TTL levels

■ Current drive ±24 mA at VCC = 3.0 V

■ Universal bus transceiver with D-type latches and D-type flip-flops capable of operating in transparent, latched or clocked mode

■ All inputs have bus hold circuitry

■ Output drive capability 50 Ω transmission lines at 85 °C

■ 3-state non-inverting outputs for bus-oriented applications