首頁>2064VL>規(guī)格書詳情

2064VL中文資料萊迪思數(shù)據(jù)手冊PDF規(guī)格書

2064VL
廠商型號

2064VL

功能描述

2.5V In-System Programmable SuperFAST??High Density PLD

文件大小

188.06 Kbytes

頁面數(shù)量

14

生產(chǎn)廠商 Lattice Semiconductor
企業(yè)簡稱

Lattice萊迪思

中文名稱

萊迪思半導(dǎo)體公司官網(wǎng)

原廠標識
數(shù)據(jù)手冊

下載地址一下載地址二到原廠下載

更新時間

2025-1-3 22:28:00

2064VL規(guī)格書詳情

Description

The ispLSI 2064VL is a High Density Programmable Logic Device available in 64 and 32 I/O-pin versions. The device contains 64 Registers, four Dedicated Input pins, three Dedicated Clock Input pins, two dedicated Global OE input pins and a Global Routing Pool (GRP).

Features

? SuperFAST HIGH DENSITY PROGRAMMABLE LOGIC

— 2000 PLD Gates

— 64 and 32 I/O Pin Versions, Four Dedicated Inputs

— 64 Registers

— High Speed Global Interconnect

— Wide Input Gating for Fast Counters, State

Machines, Address Decoders, etc.

— Small Logic Block Size for Random Logic

— 100 Functional, JEDEC and Pinout Compatible with

ispLSI 2064V and 2064VE Devices

? 2.5V LOW VOLTAGE 2064 ARCHITECTURE

— Interfaces with Standard 3.3V TTL Devices (Inputs

and I/Os are 3.3V Tolerant)

— 60 mA Typical Active Current

? HIGH-PERFORMANCE E2CMOS? TECHNOLOGY

— fmax = 165MHz Maximum Operating Frequency

— tpd = 5.5ns Propagation Delay

— Electrically Erasable and Reprogrammable

— Non-Volatile

— 100 Tested at Time of Manufacture

— Unused Product Term Shutdown Saves Power

? IN-SYSTEM PROGRAMMABLE

— 2.5V In-System Programmability (ISP?) Using

Boundary Scan Test Access Port (TAP)

— Open-Drain Output Option for Flexible Bus Interface

Capability, Allowing Easy Implementation of Wired-OR

or Bus Arbitration Logic

— Increased Manufacturing Yields, Reduced Time-toMarket

and Improved Product Quality

— Reprogram Soldered Devices for Faster Prototyping

? 100 IEEE 1149.1 BOUNDARY SCAN TESTABLE

? THE EASE OF USE AND FAST SYSTEM SPEED OF

PLDs WITH THE DENSITY AND FLEXIBILITY OF FPGAs

— Enhanced Pin Locking Capability

— Three Dedicated Clock Input Pins

— Synchronous and Asynchronous Clocks

— Programmable Output Slew Rate Control

— Flexible Pin Placement

— Optimized Global Routing Pool Provides Global

Interconnectivity

? ispDesignEXPERT? – LOGIC COMPILER AND COMPLETE

ISP DEVICE DESIGN SYSTEMS FROM HDL

SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING

— Superior Quality of Results

— Tightly Integrated with Leading CAE Vendor Tools

— Productivity Enhancing Timing Analyzer, Explore

Tools, Timing Simulator and ispANALYZER?

— PC and UNIX Platforms

產(chǎn)品屬性

  • 型號:

    2064VL

  • 制造商:

    LATTICE

  • 制造商全稱:

    Lattice Semiconductor

  • 功能描述:

    2.5V In-System Programmable SuperFAST⑩ High Density PLD

供應(yīng)商 型號 品牌 批號 封裝 庫存 備注 價格
三年內(nèi)
1983
只做原裝正品
詢價
TE
23+
NA
25800
TE全系列在售國內(nèi)外渠道
詢價
PHI
24+
QFP44
3629
原裝優(yōu)勢!房間現(xiàn)貨!歡迎來電!
詢價
CTS
23+
NA
806
專做原裝正品,假一罰百!
詢價
TI/德州儀器
23+
SOP-8
15000
全新原裝現(xiàn)貨,價格優(yōu)勢
詢價
TycoElectronicsAmp
24+
4
詢價
TE/泰科
2420+
/
343380
一級代理,原裝正品!
詢價
206-5
16
16
詢價
KeystoneElectronics
5
全新原裝 貨期兩周
詢價
TE/泰科
23+
NA/原裝
82985
代理-優(yōu)勢-原裝-正品-現(xiàn)貨*期貨
詢價