IN74LS164D中文資料INTEGRAL數(shù)據(jù)手冊PDF規(guī)格書

This 8-bit shift register features gated serial inputs and an asynchronous reset. The gated serial inputs (A and B) permit complete control over incoming data as a low at either (or both) input(s) inhibits entry of the new data and resets the first flip flop to the low level at the next clock pulse. A high level input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, but only information meeting the setup requirements will be entered clocking occurs or the low-to-high level transition of the clock input. All inputs are diode clamped to minimize transmission-line effects.

? Gated (Enable/Disable) Serial Inputs

? Fully Buffered Clock and Serial Inputs

? Asynchronous Clear